## IN THE CLAIMS

Please cancel Claims 1-12 and 21 without prejudice.

## 1-12 (Cancelled)

- 13. (Original) An apparatus for improving signal reception in a signal receiver having a first antenna and a second antenna coupled to a first tuner and a second tuner respectively, said first tuner passing a first channel low IF signal into a first analog to digital converter and said second tuner passing a second channel low IF signal into a second analog to digital converter, said analog to digital converters producing digital output signals, said apparatus comprising:
- a first receiver chip and a second receiver chip, each coupled to said first and second analog to digital converters respectively, each of said first and second receiver chips comprising a front end section, equalizer and a back end section, wherein said digital output signal from each of said first and second analog to digital converters is passed through said front-end section and said equalizer of each of said first and second receiver chips, said equalizers producing equalizer output signals;
- a digital combiner circuit for receiving said equalizer output signals from said first and second receiver chips, said digital combiner circuit comprising:

a first buffer memory for receiving said first equalizer output and a first clock signal from said first receiver chip,

a second buffer memory capable of receiving said second equalizer output and a second clock signal from said second receiver chip,

a clock synchronizing module for generating a delay signal and aligning said first and second output signals from said first and second buffer memories based on a common clock, said delay signal utilized as an input signal into said first buffer memory;

said digital combiner circuit is capable of generating a combined output signal;

a third receiver chip for receiving from said digital combiner circuit, said third receiver chip comprising a front-end section, equalizer and a back-end section, wherein said third receiver chip receives said combined output signal at said back-end section;

a common bus coupled to said first and second tuners, to said first and second receiver chips and to said digital combiner circuit.

- 14. (Original) The apparatus of claim 13, wherein said digital combiner circuit is an FPGA.
- 15. (Original) The apparatus of claim 13, wherein said first buffer memory is a FIFO.
- 16. (Original) The apparatus of claim 13, wherein said second buffer memory is a RAM.

- 17. (Original) The apparatus of claim 13, further comprising an adder for combining weighted outputs of said first and second buffer memories, said adder generating said combined output signal.
- 18. (Original) The apparatus of claim 17, wherein said outputs of said first and second buffer memories are weighted based on a weighting factor, said weighting factor is determined from a signal quality indicator value by utilizing a maximum ratio combining algorithm.
- 19. (Previously Presented) A method for improving signal reception in a signal receiver having a first antenna and a second antenna comprising the steps of:

programming a common bus to enable first and second tuners to operate on a same channel;

down-converting first and second IF signals received from said first and second antennae to a first low IF signal and to a second low IF signal respectively;

converting said first and second low IF signals to said first and second digital signals;

modifying said first and second digital signals in a front-end section and an equalizer of a first and second receiver chips to recover timing and to correct distortions in said first and second digital signals;

routing said first and second digital signals to a digital combiner circuit;

delaying said first and second digital signals in a first memory buffer and a second memory buffer based on a delay signal generated by clock synchronizing means;

aligning said first and second digital signals to a common clock;

weighting said first and second digital signals based on a signal quality indicator value;

adding said weighted digital signals;

passing a combined output signal into a back-end section of a third receiver chip;

20. The method of claim 19, wherein said digital signals are weighted using a maximum ratio combining algorithm.

## 21. (Cancelled)